IEEE ESTC 2024
September 11–13, 2024 | Berlin, Germany
Conference Agenda
Overview and details of the sessions of this conference. Please select a date or location to show only sessions at that day or location. Please select a single session for detailed view (with abstracts and downloads if available).
|
Session Overview |
Date: Thursday, 12/Sept/2024 | |||||
8:30am - 9:15am |
Keynote 2 Location: MOA 10-12 "Electronics Integration: Challenges in Computed Tomography Scanners" Dr. Michael Hosemann Head of Digital Electronics at Healthineers Computed Tomography Detector Center, Siemens |
||||
8:30am - 7:00pm |
Exhibition Location: Atrium |
||||
9:15am - 10:30am |
MIP3_Low-temperature Materials for Interconnects and Packaging Location: MOA 10-12 Chair: Hiroshi Nishikawa, Osaka University Low Temperature Die-attach Bonding Using Copper Particle Free Inks 9:40am - 10:05am Cu–(Sn–Bi) SLID Bond Microstructure Under Different Bonding Temperatures 10:05am - 10:30am Die Shear Strength of Au-In-Bi SLID Bonds at Elevated Temperatures |
AP3_Hybrid Bonding II Location: MOA 5 Chair: Rolf Aschenbrenner, Fraunhofer IZM High Precision Direct Transfer Bonding for Submicron Die-to-wafer in 3D/Heterogeneous Integration 9:40am - 10:05am Bond Strength Measurement for Wafer-level and Chip-level Hybrid Bonding 10:05am - 10:30am Optimization of Cu/SiCN Hybrid Bonding Process Using a Cohesive Zone Model |
AMT1_Innovative Assembly Processes Location: MOA 4 Chair: Attila Géczy, Budapest University of Technology and Economics Secondary Optics Assembly for Micro Concentrating Photovoltaics: A Parallelized and Scalable Approach 9:40am - 10:05am Massive Parallel Assembly and Interconnection for Micro-LEDs – a Technical Feasibility Study 10:05am - 10:30am Tape Frozen Detachment Process Using Freeze Chuck for Chip to Wafer |
DTM3_Reliability and Virtual Prototyping Location: MOA 3 Chair: Pradeep Lall, Auburn University Reliability Testing and Virtual Prototyping for Embedded GaN Power Modules in Automotive Applications 9:40am - 10:05am Fully Connected Neural Network (FCNN) Based Validation Framework for FEA Post Processing to improve SAC Solder Reliability Analysis 10:05am - 10:30am Re-Integrating a Reduced-Order Model into Finite Element Environment for Thermo-Mechanical Reliability Analysis in Microelectronics |
Rel1_Reliability Performance and Electromigration Behavior Location: MOA 1+2 Chair: Matthias Heimann, Siemens AG Electromigration Reliability of Cu3Sn Microbumps for 3D Heterogeneous Integration 9:40am - 10:05am Investigating the Failure Mechanisms of Electromigration and Copper Oxide Formation in Fine-pitch Cu RDL 10:05am - 10:30am Investigation of the Influence of Shear Height in the Wire Bond Shear Test |
10:30am - 11:00am |
Coffee Break & Exhibition Location: Atrium |
||||
10:30am - 11:45am |
Poster Session 2 Location: Atrium Chair: Karl-Friedrich Becker, Fraunhofer IZM Critical Parameters of Bond Strength Measurement on Wafer Bonding Investigating Competing Failure Modes in Microelectronics due to Temperature Variations (ΔT) Development and Characterization of a Chip-film Patch Interposer Integrating an Ultrathin Electrophysiology Chip Reliability Analysis of Surface Mount Interconnect Technologies Suitable for Temperatures up to 200 °C Using Polymer Paste as Dielectric Material for PCB Based Module-to-Module Sintering Non-phthalate and Biobased Plasticizers in Suspensions for Tape Casting The Potential of Machine Learning for Thermal Modelling of SiC Power Modules - A Review Simulation and Experimental Analysis of Thermomechanical Stresses Around Interconnects for W2W Hybrid Bonding RF Characterization and Analysis of Low-loss PCB Materials and Transmission Lines up to 110 GHz Bilayer Encapsulant for Lower Stress Moisture Protection Laser Assisted Bonding (LAB) Based Flip-chip Process for Fine Pitch Solder Bumps Device Using Laser Non-conductive Paste (NCP) Recycling SMD Components for E-Textile Fabrication: A Salt Spray Ageing Study Experimental Study on Reactive Joining Processes on LTCC Substrates Development and Realization of Plasma Activated Low Temperature SiOx-SiOx Fusion Bonding Based on a Collective Die-to-wafer Bonding Process A Novel 8GHz/50MHz Low Noise Dual Frequency PLL. Innovative Active Cell Balancing Circuit Using Common Capacitor for Energy Redistribution |
||||
11:00am - 12:15pm |
Emerging I_From Mounting to Recycling – Highlites from Emerging Technologies Location: MOA 10-12 Chair: Martin Oppermann, TU Dresden Feasibility of Micro-grass on Silicon Cap as An Alternative Antireflective Layer in Vacuum Packaging of Microbolometer Arrays 11:25am - 11:50am Biodegradable PCBs with PLA/flax Substrate: FTIR and SEM Analysis of Degradation 11:50am - 12:15pm A Novel Ultra-thin Dicing Die Attach Film for Various Dicing Processes |
AP4_Advances in WLP Technologies I Location: MOA 5 Chair: Rolf Aschenbrenner, Fraunhofer IZM Semi-Additive Fine Pitch RDL Litho-Process Development of 1000nm CD Using low-NA 300mm i-line Stepper 11:25am - 11:50am Study of Cross-contamination in Multi-chamber PVD Systems used for High-throughput Seed Layer Deposition 11:50am - 12:15pm Enhanced Defect Detection with Deep Neural Networks Post Wafer Bonding |
AMT2_Computer-aided Process Control Location: MOA 4 Chair: Erik Jung, Fraunhofer IZM Advancements in Epoxy Pattern Quality Checks: Harnessing Artificial Intelligence for Enhanced Low-Contrast Analysis 11:25am - 11:50am Dicing Lane Quality Quantification & Wafer Assessment Using Image Thresholding Techniques 11:50am - 12:15pm AI Deep-Learning Approach for Manufacturing Optimization During Chiplets and Heterogeneous Package Inspection |
DTM4_Device Level Modeling Location: MOA 3 Chair: Przemyslaw Gromala, Robert Bosch GmbH Latency Insertion Method for FinFET Simulation Incorporating Parasitic Source/Drain Resistances 11:25am - 11:50am CANCELLED: Adaptive Artificial Neural Networks for Power Loss Prediction in SiC MOSFETs 11:50am - 12:15pm Simulation Analysis on Thermal Performance of Lidless Fan-out Package |
Rel2_Package- and Board Level Moisture- and Thermal Stress-related Reliability Effects Location: MOA 1+2 Chair: Romuald Roucou, NXP Boundary Conditions for Reproducible and Comparable Condensation Tests to Prove the Migration Resistance of Assemblies 11:25am - 11:50am Analysis of LED Solder Joints During Combined Power and Thermal Cycling 11:50am - 12:15pm Analysis of Degradation Effects for Different Epoxy-based Molding Compounds (EMC) Under High Temperature Aging |
12:15pm - 1:45pm |
Lunch |
||||
1:45pm - 3:15pm |
Special Session Location: MOA 10-12 Chair: Steffen Kroehnert, ESPAT-Consulting Chair: Klaus Pressel, Infineon The Future of Packaging in Europe - Strategies and Funding for R&D and Manufacturing I IPCEI ME/CT and Pack4EU/ EU CHIPS ACT |
AP5_Advances in WLP Technologies II Location: MOA 5 Chair: Michael Schiffer, Fraunhofer IZM Package Assembly Design Kits (PADK’s) – The Future of Advanced Wafer-level Manufacturing 2:10pm - 2:35pm Fan-out Packaging Reaching New Heights: Market and Technology Overview 2:35pm - 3:00pm Optimizing Laser Direct Write for Fan Out Packaging |
AMT3_Process for Enhancement of Device Robustness Location: MOA 4 Chair: David Henry, CEA LETI Advanced Wafer Singulation Technique for Miniaturized Metal-oxide (MOX) Micro-hotplates Based Gas Analyzer 2:10pm - 2:35pm Characterizations of Metal-based Thermal Interface Materials (TIM) in a Singulated Flip Chip Ball Grid Array Package 2:35pm - 3:00pm Automated Highspeed Characterization of Optical Waveguide in large-format Glass Substrates |
Special Session Location: MOA 3 PUNCH - Photonic Packaging |
Special Session Location: MOA 1+2 Education I: The Education, Training and Qualification Offer for Sustainable Electronics |
3:15pm - 3:45pm |
Coffee Break & Exhibition Location: Atrium |
||||
3:45pm - 5:15pm |
Special Session Location: MOA 10-12 Chair: Klaus Pressel, Infineon Chair: Steffen Kroehnert, ESPAT-Consulting The Future of Packaging in Europe - Strategies and Funding for R&D and Manufacturing II IPCEI ME/CT and Pack4EU/ EU CHIPS ACT |
AP6_Challenges and Solutions for HI Location: MOA 5 Chair: Kay Essig, ASE Group Acoustic MEMS Packaging for Audio Micro-System Applications 4:10pm - 4:35pm IMC Assisted Die-bonding for Stacked Device Integration 4:35pm - 5:00pm High-throughput In-line SEM Metrology for Cu Pad Nanotopography for Hybrid Bonding Applications |
Emerging II Location: MOA 4 Chair: Martin Schneider-Ramelow, Fraunhofer IZM 10 Golden Rules of Chip- Package- Board Interactions Trench-Based Fully Integrated Capacitors for Power Delivery in Heterogeneous Integration Platforms Sustainable Temperature and Pressure Sensing Solution for Tire |
Special Session Location: MOA 3 Chair: Toni Mattila, Business Finland Quantum Computing |
Special Session Location: MOA 1+2 Chair: Jeffrey C. Suhling, Auburn University Chair: Klaus-Jürgen Wolter, TU Dresden Education II: t.b.c. |
5:15pm - 6:45pm |
Panel Discussion "Chiplet Architectures for Automotive: Package Options and Special Considerations" E. Jan Vardaman, TechSearch International, Inc. |
||||
7:10pm - 7:35pm |
Bus Transfer |
||||
7:30pm - 11:00pm |
Gala Dinner at Wasserwerk |
Contact and Legal Notice · Contact Address: Privacy Statement · Conference: IEEE ESTC 2024 |
Conference Software: ConfTool Pro 2.8.103+TC © 2001–2024 by Dr. H. Weinreich, Hamburg, Germany |